Are Our Design for Testability Features Fault Secure?

Authors:
C. Metra;T. M. Mak;M. Omaña
Affiliations:
-;-;-
Venue:
Proceedings of the conference on Design, automation and test in Europe - Volume 1
Year:
2004

Citing 7
Cited 0

Parallel Testing of Multi-port Static Random Access Memories for BIST

DFT '01 Proceedings of the 16th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
On-Line Testing Scheme for Clock's Faults

Proceedings of the IEEE International Test Conference
Debug methodology for the McKinley processor

Proceedings of the IEEE International Test Conference 2001
Support for Debugging in the Alpha 21364 Microprocessor

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Test Methodology for Motorola's High Performance e500 Core Based on PowerPC Instruction Set Architecture

ITC '02 Proceedings of the 2002 IEEE International Test Conference
High Speed and Highly Testable Parallel Two-Rail Code Checker

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Elimination of Traditional Functional Testing of Interface Timings at Intel

ITC '04 Proceedings of the International Test Conference on International Test Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

We analyze the risks associated with faults affecting some common Design For Testability (DFT) features employed within digital products. We will show that some DFT structures may become useless, with consequent dramatic impact on test effectiveness and product quality. We borrow the Fault Secure property and we will show that it guarantees that no escapes or false acceptance of faulty products may occur because of faults within the DFT structures.