Power Supply Noise Monitor for Signal Integrity Faults

Authors:
Josep Rius Vázquez;José Pineda de Gyvez
Affiliations:
-;-
Venue:
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Year:
2004

Citing 2
Cited 2

Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

System-on-Chip Test Architectures: Nanometer Design for Testability

System-on-Chip Test Architectures: Nanometer Design for Testability
Spatial distribution measurement of dynamic voltage drop caused by pulse and periodic injection of spot noise

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a monitor able to detect on-line excessive Power Supply Noise (PSN) at the power/ground lines. It has high resolution (100 ps), enough to collect the important features of PSN and its output is isolated from the local PSN. It is useful for any scheme that takes corrective actions to prevent signal integrity faults after detection of excessive PSN.