Platform-independent methodology for partial reconfiguration

Authors:
Dirk Koch;Jürgen Teich
Affiliations:
University of Erlangen-Nuremberg, Erlangen, Germany;University of Erlangen-Nuremberg, Erlangen, Germany
Venue:
Proceedings of the 1st conference on Computing frontiers
Year:
2004

Citing 5
Cited 4

Don't Care discovery for FPGA configuration compression

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Configuration compression for FPGA-based embedded systems

FPGA '01 Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Proceedings of the 39th annual Design Automation Conference
Configuration Compression for the Xilinx XC6200 FPGA

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Automated Extraction of Run-Time Parameterizable Cores from Programmable Device Configurations

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines

DAGGER: A Novel Generic Methodology for FPGA Bitstream Generation and Its Software Tool Implementation

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Hardware Decompression Techniques for FPGA-Based Embedded Systems

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
A dynamically reconfigurable communication architecture for multicore embedded systems

Journal of Systems Architecture: the EUROMICRO Journal
Using partial reconfiguration and message passing to enable FPGA-based generic computing platforms

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the International Conference on Reconfigurable Computing and FPGAs (ReConFig'10)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a novel methodology for partial (re-)configuration that can be used for most bitstream configured hardware (HW). In particular low priced and not for partial reconfiguration designed devices can be used by our technique. Furthermore, the methodology is platform independent and requires neither specialized HW synthesis tools nor a documented bitstream. We manage configuration data by extracting and compressing (sub-)module data from complete bitstreams. Experiments demonstrated that this extracted bitstreams could be compressed down by orders of the primary bitstream size for some submodules.