A device-level placement with multi-directional convex clustering

Authors:
Takashi Nojima;Yasuhiro Takashima;Shigetoshi Nakatake;Yoji Kajitani
Affiliations:
The University of Kitakyushu, Jedat Innovation Inc., Fukuoka, Japan;The University of Kitakyushu, Jedat Innovation Inc., Fukuoka, Japan;The University of Kitakyushu, Jedat Innovation Inc., Fukuoka, Japan;The University of Kitakyushu, Jedat Innovation Inc., Fukuoka, Japan
Venue:
Proceedings of the 14th ACM Great Lakes symposium on VLSI
Year:
2004

Citing 7
Cited 4

Rectangle-packing-based module placement

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Module placement on BSG-structure and IC layout applications

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Module placement for analog layout using the sequence-pair representation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
FAST-SP: a fast algorithm for block placement based on sequence pair

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Analog Device-Level Layout Automation

Analog Device-Level Layout Automation
Automation of IC layout with analog constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
VLSI module placement based on rectangle-packing by the sequence-pair

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Constraint-free analog placement with topological symmetry structure

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Analog placement based on hierarchical module clustering

Proceedings of the 45th annual Design Automation Conference
Regularity-oriented analog placement with diffusion sharing and well island generation

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Practicality on placement given by optimality of packing

Proceedings of the 2013 ACM international symposium on International symposium on physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

A challenge to an automated layout of analog IC starts with the insight into a high quality placement crafted by experts. It has been observed that such a placement comprises clusters corresponding to groups of matched devices and devices are placed faithfully to the drawn schema while the placement is still compacted. This paper proposes a novel device-level placement based on Sequence-Pair which includes an effective representation of clusters extracted from the schema. A key idea is to capture a topological structure of clusters in order to place clusters at as faithful positions to those in the schema. We represent this structure in terms of ABLR-relations which can be translated into Sequence-Pair. In experiments, we tested our algorithm for industrial instances and compared the results with those by manual. We showed that our results were better than manual results by, on average, 12.8% and 18.1% with respect to area and net-length.