Managing standby and active mode leakage power in deep sub-micron design

Authors:
Lawrence T. Clark;Rakesh Patel;Timothy S. Beatty
Affiliations:
University of New Mexico, Albuquerque, NM;Intel Corp., Chandler, AZ;Intel Corp., Chandler, AZ
Venue:
Proceedings of the 2004 international symposium on Low power electronics and design
Year:
2004

Citing 4
Cited 1

Drowsy caches: simple techniques for reducing leakage power

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Standby power management for a 0.18μm microprocessor

Proceedings of the 2002 international symposium on Low power electronics and design
Low power integrated scan-retention mechanism

Proceedings of the 2002 international symposium on Low power electronics and design
Reverse-body bias and supply collapse for low effective standby power

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Advancement in nanoscale CMOS device design en route to ultra-low-power applications

VLSI Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Scaling has allowed rising transistor counts per die and increases leakage at an exponential rate, making power a primary constraint in all integrated circuit designs. Future designs must address emerging leakage components due to direct band to band tunneling, through MOSFET oxides and at steep junction doping gradients. In this paper, we describe circuit design techniques for managing leakage power, both during standby and for limiting the leakage power contribution during active operation. The efficacy, design effort, and process ramifications of different approaches are examined. The schemes are primarily aimed at hand-held devices such as cell phones, since the needs for low power are most acute in these markets due to limited battery capacity.