Priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocessor

Authors:
Yiran Chen;Kaushik Roy;Cheng-Kok Koh
Affiliations:
Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN
Venue:
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Year:
2004

Citing 7
Cited 0

Dynamic voltage scaling on a low-power microprocessor

Proceedings of the 7th annual international conference on Mobile computing and networking
DRG-cache: a data retention gated-ground cache for low power

Proceedings of the 39th annual Design Automation Conference
Dynamic Vt SRAM: a leakage tolerant cache memory for low voltage microprocessors

Proceedings of the 2002 international symposium on Low power electronics and design
Deterministic Clock Gating for Microprocessor Power Reduction

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Optimization of the Power/Ground Network Wire-Sizing and Spacing Based on Sequential Network Simplex Algorithm

ISQED '02 Proceedings of the 3rd International Symposium on Quality Electronic Design
Pipeline damping: a microarchitectural technique to reduce inductive noise in supply voltage

Proceedings of the 30th annual international symposium on Computer architecture
Decoupling capacitance allocation and its application to power-supply noise-aware floorplanning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose an integrated architectural/physical-planning approach named priority assignment optimization to minimize the current surge in high performance power efficient clock-gated microprocessors. The proposed approach balances the current demands across the floorplan by assigning optimized priorities to the functional units (FUs). Two complementary methods -- physical planning with soft modules and issue pattern management - to enhance our proposed approach are also discussed for various applications. Experimental results show that the proposed approach reduces the peak noise by 11.75% and consequently, the decoupling capacitance (Decap) requirement by 24.22% without any degradation in IPC (Instruction Per Cycle). We also show that our approach does not increase the clock period for the 0.18μm technology and beyond.