ATPG for fault diagnosis on analog electrical networks using evolutionary techniques

Authors:
C. E. F. Savioli;C. E. C. Szendrodi;J. V. Calvano;A. C. Mesquita
Affiliations:
Brazilian Navy Electronics Center, Rio de Janeiro;Brazilian Navy Electronics Center, Rio de Janeiro;Brazilian Navy Research Institute, Rio de Janeiro;Federal University of Rio de Janeiro, Centro de Tecnologia
Venue:
SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Year:
2004

Citing 6
Cited 2

Adaptation in natural and artificial systems

Adaptation in natural and artificial systems
Fault Models and Test Generation for OpAmp Circuits—The FFM

Journal of Electronic Testing: Theory and Applications
An Automatic Test Pattern Generator for Large Sequential Circuits Based on Genetic Algorithms

Proceedings of the IEEE International Test Conference on TEST: The Next 25 Years
Chromosome Representation through Adjacency Matrix in Evolutionary Circuits Synthesis

EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
Fault Detection Methodology and BIST Method for 2nd Order Butterworth, Chebyshev and Bessel Filter Approximations

VTS '00 Proceedings of the 18th IEEE VLSI Test Symposium
A circuit representation technique for automated circuit design

IEEE Transactions on Evolutionary Computation

Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A Novel TOPSIS-Based Test Vector Compaction Technique for Analog Fault Detection

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract