A multi-standard channel-decoder for base-station applications

Authors:
Timo Vogt;Norbert Wehn;Philippe Alves
Affiliations:
University of Kaiserslautern, Kaiserslautern, Germany;University of Kaiserslautern, Kaiserslautern, Germany;STMicroelectronics, Sophia Antipolis, France
Venue:
SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
Year:
2004

Citing 1
Cited 2

Channel Decoder Architecture for 3G Mobile Wireless Terminals

Proceedings of the conference on Design, automation and test in Europe - Volume 3

A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment

Proceedings of the conference on Design, automation and test in Europe
A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, a VLSI implementation of a multi-standard channel-decoder for EDGE, WCDMA, and CDMA2k convolutional-codes is presented. The new architecture employs the MAP algorithm for convolutional decoding to support soft-outputs.The decoder is designed for base-station applications. The maximum throughput of the decoder is 16 Mbps for WCDMA and CDMA2k, and 70 Mbps for EDGE, at a clock frequency of 200 MHz.