High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
IEEE Transactions on Computers
Redundant and On-Line CORDIC: Application to Matrix Triangularization and SVD
IEEE Transactions on Computers
A new addition scheme and fast scaling factor compensation methods for CORDIC algorithms
Integration, the VLSI Journal
Redundant CORDIC Methods with a Constant Scale Factor for Sine and Cosine Computation
IEEE Transactions on Computers
Adaptive filter theory (3rd ed.)
Adaptive filter theory (3rd ed.)
Efficient Implementation of Rotation Operations for High Performance QRD-RLS Filtering
ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Area Minimization of Redundant CORDIC Pipeline Architectures
ICCD '98 Proceedings of the International Conference on Computer Design
An efficient square-root algorithm for BLAST
ICASSP '00 Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference - Volume 02
Fast, rank adaptive subspace tracking and applications
IEEE Transactions on Signal Processing
Blind multiuser detection: a subspace approach
IEEE Transactions on Information Theory
A Scalable Configurable Architecture for Advanced Wireless Communication Algorithms
Journal of VLSI Signal Processing Systems
Envelope and phase delays correction in an EER radio architecture
Analog Integrated Circuits and Signal Processing
Energy efficient hardware architecture of LU triangularization for MIMO receiver
IEEE Transactions on Circuits and Systems II: Express Briefs
Hi-index | 0.00 |
We designed and implemented an ultra low power CORDIC processor which targets the implementation of advanced wireless communications algorithms based on Givens rotations and Householder reflections. We propose a modified CORDIC algorithm and architecture, and we elaborate on the low power architectural and algorithmic techniques for minimizing its power consumption. Our CORDIC implementation consumes, in rotate mode, on average 50 μW @ 10 MHz under 1 V supply voltage in a .25 μm technology.