Using RTL Statespace Information and State Encoding for Induction Based Property Checking

Authors:
Markus Wedler;Dominik Stoffel;Wolfgang Kunz
Affiliations:
University of Kaiserslautern;University of Kaiserslautern;University of Kaiserslautern
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2003

Citing 5
Cited 0

Record & play: a structural fixed point iteration for sequential circuit verification

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Sequential equivalence checking without state space traversal

Proceedings of the conference on Design, automation and test in Europe
Chaff: engineering an efficient SAT solver

Proceedings of the 38th annual Design Automation Conference
Checking Safety Properties Using Induction and a SAT-Solver

FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
Improving Structural FSM Traversal by Constraint-Satisfying Logic Simulation

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper focuses on checking safety properties for sequential circuits specified on the RT-level. We study how different state encodings can be used to create a gate-level representation of the circuit that facilitates the computation of effective invariants for induction-based property checking. Our experiments show the strong impact of state encoding on the efficiency of the induction process.