Checking equivalence for partial implementations
Proceedings of the 38th annual Design Automation Conference
A Distributed Algorithm to Evaluate Quantified Boolean Formulae
Proceedings of the Seventeenth National Conference on Artificial Intelligence and Twelfth Conference on Innovative Applications of Artificial Intelligence
Improving EA-based design space exploration by utilizing symbolic feasibility tests
GECCO '05 Proceedings of the 7th annual conference on Genetic and evolutionary computation
Exploiting hierarchy and structure to efficiently solve graph coloring as SAT
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Solving multi-objective pseudo-boolean problems
SAT'07 Proceedings of the 10th international conference on Theory and applications of satisfiability testing
Symbolic system synthesis in the presence of stringent real-time constraints
Proceedings of the 48th Design Automation Conference
Symbolic system level reliability analysis
Proceedings of the International Conference on Computer-Aided Design
Hi-index | 0.00 |
In this paper, we show how to integrate SAT-based techniques into the task of system synthesis by regarding the the problems: (i) feasibility check and (ii) evaluation of quality.