NP-Click: A Productive Software Development Approach for Network Processors

Authors:
Niraj Shah;William Plishker;Kaushik Ravindran;Kurt Keutzer
Affiliations:
University of California, Berkeley;University of California, Berkeley;University of California, Berkeley;University of California, Berkeley
Venue:
IEEE Micro
Year:
2004

Citing 3
Cited 13

The click modular router

ACM Transactions on Computer Systems (TOCS)
Flexible Control of Parallelism in a Multiprocessor PC Router

Proceedings of the General Track: 2002 USENIX Annual Technical Conference
A fast pseudo-boolean constraint solver

Proceedings of the 40th annual Design Automation Conference

Automatic partitioning and mapping of stream-based applications onto the Intel IXP Network processor

SCOPES '07 Proceedingsof the 10th international workshop on Software & compilers for embedded systems
Implicitly parallel programming models for thousand-core microprocessors

Proceedings of the 44th annual Design Automation Conference
On runtime management in multi-core packet processing systems

Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Design of a network service processing platform for data path customization

Proceedings of the 2nd ACM SIGCOMM workshop on Programmable routers for extensible services of tomorrow
A high level development, modeling and simulation methodology for complex multicore network processors

SPECTS'09 Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems
Runtime resource allocation in multi-core packet processing systems

HPSR'09 Proceedings of the 15th international conference on High Performance Switching and Routing
PacketShader: a GPU-accelerated software router

Proceedings of the ACM SIGCOMM 2010 conference
Simplifying data path processing in next-generation routers

Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems
Distributed runtime load-balancing for software routers on homogeneous many-core processors

Proceedings of the Workshop on Programmable Routers for Extensible Services of Tomorrow
Spatial hardware implementation for sparse graph algorithms in GraphStep

ACM Transactions on Autonomous and Adaptive Systems (TAAS)
Considering network context for efficient simulation of highly parallel network processors

ICCNMC'05 Proceedings of the Third international conference on Networking and Mobile Computing
The power of batching in the Click modular router

Proceedings of the Asia-Pacific Workshop on Systems
The power of batching in the click modular router

APSys'12 Proceedings of the Third ACM SIGOPS Asia-Pacific conference on Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Writing high-performance code for modern network processors is difficult because of their complexity. NP-Click is a simple programming model that permits programmers to reap the benefits of a domain specific language while still allowing for target-specific optimizations. Results for the Intel IXP1200 indicate that NP-Click delivers a large productivity gain at a slight performance expense.