Cache Array Architecture Optimization at Deep Submicron Technologies

Authors:
Annie Y. Zeng;Ken Rose;Ronald J. Gutmann
Affiliations:
Rensselaer Polytechnic Institute, Troy, NY;Rensselaer Polytechnic Institute, Troy, NY;Rensselaer Polytechnic Institute, Troy, NY
Venue:
ICCD '04 Proceedings of the IEEE International Conference on Computer Design
Year:
2004

Citing 0
Cited 3

First-Order Performance Prediction of Cache Memory with Wafer-Level3D Integration

IEEE Design & Test
Design of adaptive communication channel buffers for low-power area-efficient network-on-chip architecture

Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems
Design of a scalable nanophotonic interconnect for future multicores

Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A cache access time model, PRACTICS (PRedictor of Access and Cycle TIme for Cache Stack), has been developed to optimize the memory array architecture for the minimum access and cycle times of on-chip memory using circuit models based on Cadence simulations. Lumped RC models have been used to approximate the distributed RC interconnect network in the access time models. Both SRAM and DRAM models have been validated with industrial designs. The limited influences of gate fan-out and transistor size on the cache array architecture indicate that interconnect delay is dominant at deep submicron technologies.