Rapid Embedded Hardware/Software System Generation

Authors:
Jorgen Peddersen;Seng Lin Shee;Andhi Janapsatya;Sri Parameswaran
Affiliations:
University of New South Wales and National Information and Communications Technology Australia;University of New South Wales and National Information and Communications Technology Australia;University of New South Wales;University of New South Wales and National Information and Communications Technology Australia
Venue:
VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
Year:
2005

Citing 0
Cited 15

Novel architecture for loop acceleration: a case study

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
IMPRES: integrated monitoring for processor reliability and security

Proceedings of the 43rd annual Design Automation Conference
Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Microarchitectural support for program code integrity monitoring in application-specific instruction set processors

Proceedings of the conference on Design, automation and test in Europe
Rapid application specific floating-point unit generation with bit-alignment

Proceedings of the 45th annual Design Automation Conference
MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Custom floating-point unit generation for embedded systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Architectural enhancement and system software support for program code integrity monitoring in application-specific instruction-set processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A hybrid hardware--software technique to improve reliability in embedded processors

ACM Transactions on Embedded Computing Systems (TECS)
Exploiting statistical information for implementation of instruction scratchpad memory in embedded system

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fine-grained hardware/software methodology for process migration in MPSoCs

Proceedings of the International Conference on Computer-Aided Design
CSER: HW/SW configurable soft-error resiliency for application specific instruction-set processors

Proceedings of the Conference on Design, Automation and Test in Europe
RASTER: runtime adaptive spatial/temporal error resiliency for embedded processors

Proceedings of the 50th Annual Design Automation Conference
Reli: hardware/software checkpoint and recovery scheme for embedded processors

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
DHASER: dynamic heterogeneous adaptation for soft-error resiliency in ASIP-based multi-core systems

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an RTL generation scheme for aSimpleScalar/PISA Instruction set architecture with system calls to implement C programs. The scheme utilizes ASIPmeister, a processor generation tool. The RTL generated is available for download. The second part of the paper shows a method of reducing the PISA instruction set and generating a processor for a given application. This reduction and generation can be performed within an hour, making this one of the fastest methods of generating an application specific processor. For five benchmark applications, we show that on average, processor size can be reduced by 30% , energy consumed reduced by 24%, and performance improved by 24%.