An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs

Authors:
Rui Rodrigues;Joao M. P. Cardoso
Affiliations:
University of Algarve, Portugal;University of Algarve, Portugal
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2005

Citing 4
Cited 0

A compiler approach to fast hardware design space exploration in FPGA-based systems

PLDI '02 Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation
RTL c-based methodology for designing and verifying a multi-threaded processor

Proceedings of the 39th annual Design Automation Conference
Compilation for FPGA-Based Reconfigurable Hardware

IEEE Design & Test
A design flow for partially reconfigurable hardware

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an infrastructure to test the functionality of the specific architectures output by a high-level compiler targeting dynamically reconfigurable hardware. It results in a suitable scheme to verify the architectures generated by the compiler, each time new optimization techniques are included or changes in the compiler are performed. We believe this kind of infrastructure is important to verify, by functional simulation, further research techniques, as far as compilation to Field-Programmable Gate Array (FPGA) platforms is concerned.