A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms

Authors:
Greg Stitt;Frank Vahid
Affiliations:
University of California, Riverside;University of California, Riverside
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2005

Citing 3
Cited 5

A low power hardware/software partitioning approach for core-based embedded systems

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem

CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design
Dynamic FPGA routing for just-in-time FPGA compilation

Proceedings of the 41st annual Design Automation Conference

Hardware/software partitioning of software binaries: a case study of H.264 decode

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Binary synthesis

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Compiled low-level virtual instruction set simulation and profiling for code partitioning and ASIP-synthesis in hardware/software co-design

Proceedings of the 2007 Summer Computer Simulation Conference
Improving communication latency with the write-only architecture

Journal of Parallel and Distributed Computing
Parallel partitioning for distributed systems using sequential assignment

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a software compilation approach for microprocessor/FPGA platforms that partitions a software binary onto custom hardware implemented in the FPGA. Our approach imposes less restrictions on software tool flow than previous compiler approaches, allowing software designers to use any software language and compiler. Our approach uses a back-end partitioning tool that utilizes decompilation techniques to recover important high-level information, resulting in performance comparable to high-level compiler-based approaches.