Performance Driven Decoupling Capacitor Allocation Considering Data and Clock Interactions

Authors:
Ajith Chandy;Tom Chen
Affiliations:
Colorado State University, USA;Colorado State University, USA
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Year:
2005

Citing 4
Cited 0

Power supply noise analysis methodology for deep-submicron VLSI chip design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Fast analysis and optimization of power/ground networks

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Electronic Circuit & System Simulation Methods (SRE)

Electronic Circuit & System Simulation Methods (SRE)
Optimal decoupling capacitor sizing and placement for standard-cell layout designs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a sensitivity-based method to allocate decaps incorporating leakage constraints and tighter data and clock interactions. The proposed approach attempts to allocate decaps not only based on the power grid integrity criteria, but also based on the impact of power grid noise on timing criticality and robustness. The resulting algorithm reduces the power grid noise to below a threshold and improves the performance or timing robustness of the circuit at the same time.