C Based Hardware Design for Wireless Applications

Authors:
Andres Takach;Bryan Bowyer;Thomas Bollaert
Affiliations:
Mentor Graphics;Mentor Graphics;Mentor Graphics
Venue:
Proceedings of the conference on Design, Automation and Test in Europe - Volume 3
Year:
2005

Citing 1
Cited 4

Digital Signal Processing: A Practical Approach

Digital Signal Processing: A Practical Approach

Designing hardware with dynamic memory abstraction

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
C/VHDL codesign for LHCb VELO zero suppression algorithms

RTC'05 Proceedings of the 14th IEEE-NPSS conference on Real time
Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools

Analog Integrated Circuits and Signal Processing
Automatic parallelisation for LTI MIMO state space systems using FPGAs. An optimisation for cost & performance

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The algorithms used in wireless applications are increasingly more sophisticated and consequently more challenging to implement in hardware. Traditional design flows require developing the micro architecture, coding the RTL, and verifying the generated RTL against the original functional C or MATLAB specification. This paper describes a C-based design flow that is well suited for the hardware implementation of DSP algorithms commonly found in wireless applications. The C design flow relies on guided synthesis to generate the RTL directly from the untimed C algorithm. The specifics of the C-based design flow are described using a simple DSP filtering algorithm consisting of a forward adaptive equalizer, a 64-QAM slicer and an adaptive decision feedback equalizer. The example illustrates some of the capabilities and advantages offered by this flow.