An Instruction Set Architecture Based Code Compression Scheme for Embedded Processors

Authors:
Sreejith K. Menon;Priti Shankar
Affiliations:
Indian Institute of Science, Bangalore;Indian Institute of Science, Bangalore
Venue:
DCC '05 Proceedings of the Data Compression Conference
Year:
2005

Citing 0
Cited 3

Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding

Journal of VLSI Signal Processing Systems
COMPASS - A tool for evaluation of compression strategies for embedded processors

Journal of Systems Architecture: the EUROMICRO Journal
Studying the code compression design space - A synthesis approach

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract