A Minimum Cut Based Re-Synthesis Approach

Authors:
M. Welling;S. Tragoudas;H. Wang
Affiliations:
Southern Illinois University at Carbondale;Southern Illinois University at Carbondale;Southern Illinois University at Carbondale
Venue:
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Year:
2005

Citing 5
Cited 0

Timing optimization by an improved redundancy addition and removal technique

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
On removing multiple redundancies in combinational circuits

Proceedings of the conference on Design, automation and test in Europe
Logic synthesis through local transformations

IBM Journal of Research and Development
Design rewiring using ATPG

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Combinational and sequential logic optimization by redundancy addition and removal

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new re-synthesis approach that benefits from min-cut based partitioning is proposed. This divide and conquer approach is shown to improve the performance of existing synthesis tools on a variety of benchmarks.