Optimization of Individual Well Adaptive Body Biasing (IWABB) Using a Multiple Objective Evolutionary Algorithm

Authors:
Justin Gregg;Tom W. Chen
Affiliations:
Colorado State University, Fort Collins;Colorado State University, Fort Collins
Venue:
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Year:
2005

Citing 4
Cited 3

Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
A Low Cost Individual-Well Adaptive Body Bias (IWABB) Scheme for Leakage Power Reduction and Performance Enhancement in the Presence of Intra-Die Variations

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Post Silicon Power/Performance Optimization in the Presence of ProcessVariations Using Individual Well Adaptive Body Biasing (IWABB)

ISQED '04 Proceedings of the 5th International Symposium on Quality Electronic Design

A statistical framework for post-silicon tuning through body bias clustering

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
System-level mitigation of WID leakage power variability using body-bias islands

CODES+ISSS '08 Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
Diagnosis-assisted supply voltage configuration to increase performance yield of cell-based designs

Proceedings of the 16th Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Mitigating the effects process variations on power-frequency distributions can be done by using a system of locally-generated body biases. This system allows for highly localized circuit optimizations with very little overhead in silicon area and routing resources. We present a multiple objective algorithm to find near-optimal configurations of these biases which can be applied during post-fabrication testing. The system can improve an initial yield of 12% to 77%.