Low Power Data Prefetch for 3D Image Applications on Coarse-Grain Reconfigurable Architectures

Authors:
F. Rivera;M. Sanchez-Elez;M. Fernandez;R. Hermida;N. Bagherzadeh
Affiliations:
Universidad Complutense, Spain;Universidad Complutense, Spain;Universidad Complutense, Spain;Universidad Complutense, Spain;University of California, Irvine
Venue:
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Year:
2005

Citing 7
Cited 0

An introduction to ray tracing

An introduction to ray tracing
Graphics gems II

Graphics gems II
Ray tracing with the BSP tree

Graphics Gems III
REMARC (abstract): reconfigurable multimedia array coprocessor

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Parallel volume rendering on a single-chip SIMD architecture

PVG '01 Proceedings of the IEEE 2001 symposium on parallel and large-data visualization and graphics
Efficient mapping of hierarchical trees on coarse-grain reconfigurable architectures

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a data prefetch policy for the execution of 3D interactive applications on coarse-grain reconfigurable architectures. User's actions not occurring at expected times combined with the volume of data involved in this kind of applications impact strongly in performance. We define a data prefetch scheme to avoid reconfigurable processing unit stalls due to operands unavailability through profiling methodologies and special search algorithms. Experimental results satisfy time constraints of interactive applications and show a power effective solution for them.