The architecture of the DIVA processing-in-memory chip
ICS '02 Proceedings of the 16th international conference on Supercomputing
An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing
Proceedings of the 2002 ACM/IEEE conference on Supercomputing
High-density computing: a 240-processor Beowulf in one cubic meter
Proceedings of the 2002 ACM/IEEE conference on Supercomputing
Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures
ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Memory in processor: a novel design paradigm for supercomputing architectures
MEDEA '03 Proceedings of the 2003 workshop on MEmory performance: DEaling with Applications , systems and architecture
Future generation supercomputers I: a paradigm for node architecture
ACM SIGARCH Computer Architecture News - Special issue: ALPS '07---advanced low power systems
| Hi-index | 0.00 |
The MIP S.C.O.C was designed to overcome the Von-Neumann bottleneck and develop massive on-chip parallelism to achieve Teraflop scale single chip performance. We case study here a specific 2 MB MIP node that has a 128 bit datapath. This paper also specifies the technological reqirements and discusses the implementation strategy to support the feasibility of the project. We develop the ISA format and preview the hardware compiler COS, that will map applications and schedule the instructions on the MIP S.C.O.C. We then discuss the library specifications and COS-HLF unit interface. We develop the scalable pyramid cluster to accomodate massive node performance. We discuss briefly the programming model and an application execution to demonstrate the scalability.