TCAM enabled on-chip logic minimization

Authors:
Seraj Ahmad;Rabi Mahapatra
Affiliations:
Texas A & M University, College Station, TX;Texas A & M University, College Station, TX
Venue:
Proceedings of the 42nd annual Design Automation Conference
Year:
2005

Citing 5
Cited 1

Routing Table Compaction in Ternary CAM

IEEE Micro
On-chip logic minimization

Proceedings of the 40th annual Design Automation Conference
On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
A codesigned on-chip logic minimizer

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
M-trie: an efficient approach to on-chip logic minimization

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design

Compact DSOP and Partial DSOP Forms

Theory of Computing Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper presents an efficient hardware architecture of an on-chip logic minimization coprocessor. The proposed architecture employs TCAM cells to provide fastest and memory efficient implementation suitable for emerging on-chip minimization applications. The paper presents a detailed design of the on-chip minimizer and shows that it requires very little hardware resources to achieve acceptable quality of minimization. An incremental insertion and bulk deletion is achieved in 0.25 μs and 3.8 ms respectively and a compaction of 100000 entries in 25 ms using just 300 TCAM entries.