A codesigned on-chip logic minimizer

Authors:
Roman Lysecky;Frank Vahid
Affiliations:
University of California, Riverside;University of California, Riverside
Venue:
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Year:
2003

Citing 6
Cited 6

Logic Minimization Algorithms for VLSI Synthesis

Logic Minimization Algorithms for VLSI Synthesis
Routing Table Compaction in Ternary CAM

IEEE Micro
Codesign-extended applications

Proceedings of the tenth international symposium on Hardware/software codesign
Dynamic hardware/software partitioning: a first approach

Proceedings of the 40th annual Design Automation Conference
On-chip logic minimization

Proceedings of the 40th annual Design Automation Conference
On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines

Frequent loop detection using efficient non-intrusive on-chip hardware

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Dynamic FPGA routing for just-in-time FPGA compilation

Proceedings of the 41st annual Design Automation Conference
TCAM enabled on-chip logic minimization

Proceedings of the 42nd annual Design Automation Conference
Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware

IEEE Transactions on Computers
Fuzzy modelling through logic optimization

International Journal of Approximate Reasoning

Quantified Score

Hi-index	0.00

Visualization

Abstract

Boolean logic minimization is traditionally used in logic synthesis tools running on powerful desktop computers. However, logic minimization has recently been proposed for dynamic use in embedded systems, including network route table reduction, network access control list table reduction, and dynamic hardware/software partitioning. These new uses require logic minimization to run dynamically as part of an embedded system's active operation. Performing such dynamic logic minimization on-chip greatly reduces system complexity and security versus an approach that involves communication with a desktop logic minimizer. An on-chip minimizer must be exceptionally lean yet yield good enough results. Previous software-only on-chip minimizer results have been good, but we show that a codesigned minimizer can be much better, executing nearly 8 times faster and consuming nearly 60% less energy, while yielding identical results.