Verification of Concurrent Systems with Parametric Delays Using Octahedra

Authors:
Robert Clariso;Jordi Cortadella
Affiliations:
Universitat Polit`ecnica de Catalunya;Universitat Politécnica de Catalunya
Venue:
ACSD '05 Proceedings of the Fifth International Conference on Application of Concurrency to System Design
Year:
2005

Citing 0
Cited 7

The octahedron abstract domain

Science of Computer Programming
Verification of delay insensitivity in bit-level pipelined dual-rail threshold logic adders

EHAC'08 Proceedings of the 7th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications
An Inverse Method for Parametric Timed Automata

Electronic Notes in Theoretical Computer Science (ENTCS)
Hazard Checking of Timed Asynchronous Circuits Revisited

Fundamenta Informaticae - Application of Concurrency to System Design, the Sixth Special Issue
Behavioral cartography of timed automata

RP'10 Proceedings of the 4th international conference on Reachability problems
Timing analysis of an embedded memory: SPSMALL

ICC'06 Proceedings of the 10th WSEAS international conference on Circuits
Hazard Checking of Timed Asynchronous Circuits Revisited

Fundamenta Informaticae - Application of Concurrency to System Design, the Sixth Special Issue

Quantified Score

Hi-index	0.00

Visualization

Abstract

Message sequence charts (MSC) are a graphical notation standardized by the ITU and used for the description of communication scenarios between asynchronous processes. This talk concerns the formal analysis of MSC-based specifications in relation with ...