Synthesis of Low Power CED Circuits Based on Parity Codes

Authors:
Shalini Ghosh;Sugato Basu;Nur A. Touba
Affiliations:
University of Texas at Austin;University of Texas at Austin;University of Texas at Austin
Venue:
VTS '05 Proceedings of the 23rd IEEE Symposium on VLSI Test
Year:
2005

Citing 0
Cited 3

Error Correction On-Demand: A Low Power Register Transfer Level Concurrent Error Correction Technique

IEEE Transactions on Computers
A cost effective approach for online error detection using invariant relationships

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

An automated design procedure is described for synthesizing circuits with low power concurrent error detection. It is based on pre-synthesis selection of a parity-check code followed by structure constrained logic optimization that produces a circuit in which all single point faults are guaranteed to be detected. Two new contributions over previous work include (1) the use of a k-way partitioning algorithm combined with local search to select a parity-check code, and (2) a methodology for minimizing power consumption in the CED circuitry. Results indicate significant reductions in area overhead due to the new code selection procedure as well as the ability to find low power implementations for use in power conscious applications.