A cost effective approach for online error detection using invariant relationships

Authors:
Nuno Alves;Alison Buben;Kundan Nepal;Jennifer Dworak;R. Iris Bahar
Affiliations:
Division of Engineering, Brown University, Providence, RI;Department of Computer Science, Indiana University of Pennsylvania, Indiana, PA;Department of Electrical Engineering, Bucknell University College of Engineering, Lewisburg, PA;Division of Engineering, Brown University, Providence, RI;Division of Engineering, Brown University, Providence, RI
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2010

Citing 36
Cited 3

Systematic Unidirectional Error-Detecting Codes

IEEE Transactions on Computers
Multi-level logic optimization by implication analysis

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
FIRE: a fault-independent combinational redundancy identification algorithm

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reducing power dissipation after technology mapping by structural transformations

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Timing optimization by an improved redundancy addition and removal technique

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Symbolic computation of logic implications for technology-dependent low-power synthesis

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A high-frequency custom CMOS S/390 microprocessor

IBM Journal of Research and Development - Special issue: IBM S/390 G3 and G4
Estimation of maximum current envelope for power bus analysis and design

ISPD '98 Proceedings of the 1998 international symposium on Physical design
DIVA: a reliable substrate for deep submicron microarchitecture design

Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture
Transient fault detection via simultaneous multithreading

Proceedings of the 27th annual international symposium on Computer architecture
Multi-node static logic implications for redundancy identification

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Slipstream processors: improving both performance and fault tolerance

ASPLOS IX Proceedings of the ninth international conference on Architectural support for programming languages and operating systems
Dual use of superscalar datapath for transient-fault detection and recovery

Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture
False-noise analysis using logic implications

ACM Transactions on Design Automation of Electronic Systems (TODAES)
FoCs: Automatic Generation of Simulation Checkers from Formal Specifications

CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Design of Self-Parity Combinational Circuits for Self-testing and On-line Detection

Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
Balanced Redundancy Utilization in Embedded Memory Cores for Dependable Systems

DFT '02 Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems
Maximizing the weighted switching activity in combinational CMOS circuits under the variable delay model

EDTC '97 Proceedings of the 1997 European conference on Design and Test
Static logic implication with application to redundancy identification

VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
14.3 Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes

VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
WHICH CONCURRENT ERROR DETECTION SCHEME TO CHOOSE?

ITC '00 Proceedings of the 2000 IEEE International Test Conference
Concurrent Fault Detection in Random Combinational Logic

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
An Algorithm for Row-Column Self-Repair of RAMs and Its Implementation in the Alpha 21264

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Cost-Driven Selection of Parity Trees

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
Reducing Fault Latency in Concurrent On-Line Testing by Using Checking Functions over Internal Lines

DFT '04 Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium
Synthesis of Low Power CED Circuits Based on Parity Codes

VTS '05 Proceedings of the 23rd IEEE Symposium on VLSI Test
Opportunistic Transient-Fault Detection

Proceedings of the 32nd annual international symposium on Computer Architecture
Synthesis of system verilog assertions

Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Assertion Checkers in Verification, Silicon Debug and In-Field Diagnosis

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Fault Tolerance of a General Purpose Computer Implemented by Very Large Scale Integration

IEEE Transactions on Computers
A low-cost concurrent error detection technique for processor control logic

Proceedings of the conference on Design, automation and test in Europe
Signature-based SER analysis and design of logic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Compacting test vector sets via strategic use of implications

Proceedings of the 2009 International Conference on Computer-Aided Design
Zchaff2004: an efficient SAT solver

SAT'04 Proceedings of the 7th international conference on Theory and Applications of Satisfiability Testing
Logic synthesis of multilevel circuits with concurrent error detection

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Improving the testability and reliability of sequential circuits with invariant logic

Proceedings of the 20th symposium on Great lakes symposium on VLSI
A noise-immune sub-threshold circuit design based on selective use of Schmitt-trigger logic

Proceedings of the great lakes symposium on VLSI
Using implications to choose tests through suspect fault identification

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special section on adaptive power management for energy and temperature-aware computing systems

Quantified Score

Hi-index	0.04

Visualization

Abstract

This paper investigates the use of logic implication checkers for the online detection of errors. A logic implication, or invariant relationship, must hold for all valid input conditions; therefore, any violation of this implication will indicate an error due to an intermittent fault. Techniques are presented to efficiently identify the most useful logic implications to include in checker hardware such that the probability of error detection is maximized while minimizing the additional hardware and delay overhead. Results show that significant error detection is possible--even with only a 10% area overhead--while minimizing impact on delay and power.