A Nonlinear Programming Based Power Optimization Methodology for Gate Sizing and Voltage Selection

Authors:
V. Mahalingam;N. Ranganathan
Affiliations:
University of South Florida;University of South Florida
Venue:
ISVLSI '05 Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design
Year:
2005

Citing 10
Cited 0

Transistor size optimization in the tailor layout system

DAC '89 Proceedings of the 26th ACM/IEEE Design Automation Conference
Optimization techniques for high-performance digital circuits

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Simultaneous power supply, threshold voltage, and transistor size optimization for low-power operation of CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Lancelot: A FORTRAN Package for Large-Scale Nonlinear Optimization (Release A)

Lancelot: A FORTRAN Package for Large-Scale Nonlinear Optimization (Release A)
An Interior Point Algorithm for Large-Scale Nonlinear Programming

SIAM Journal on Optimization
Potential slack: an effective metric of combinational circuit performance

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Standby power optimization via transistor sizing and dual threshold voltage assignment

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization

Proceedings of the 2003 international symposium on Low power electronics and design
A Microeconomic Model for Simultaneous Gate Sizing and Voltage Scaling for Power Optimization

ICCD '03 Proceedings of the 21st International Conference on Computer Design
Low-pass filter for computing the transition density in digital circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we investigate the problem of power optimization in CMOS circuits using gate sizing and voltage selection for a given clock period specification. Several solutions have been proposed for power optimization during gate sizing and voltage selection. Since the problem formulation is nonlinear in nature, nonlinear programming (NLP) based solutions will yield better accuracy, however, convergence is difficult for large circuits. On the other hand, heuristic solutions will result in faster but less accurate solutions. In this work, we propose a new algorithm for gate sizing and voltage selection based on NLP for power optimization. The algorithm uses gate level heuristics for delay assignment which disassociates the delays of all the paths to the individual gate level, and each gate is then separately optimized for power with its delay constraint. Since the optimization is done at the individual gate level, NLP converges quickly while maintaining accuracy. Experimental results are presented for ISCAS benchmarks which clearly illustrate the efficacy of the proposed solution.