Area-Time Optimal Adder Design
IEEE Transactions on Computers
A Simplified Architecture for Modulo (2n + 1) Multiplication
IEEE Transactions on Computers
A Reduced-Area Scheme for Carry-Select Adders
IEEE Transactions on Computers
Hi-index | 0.01 |