Robust header compression (ROHC) in next-generation network processors

Authors:
David E. Taylor;Andreas Herkersdorf;Andreas Döring;Gero Dittmann
Affiliations:
Applied Research Laboratory, Washington University in Saint Louis, and Exegy Inc., St. Louis, MO;Institute of Integrated Systems, Technical University of Munich, Germany;IBM Zurich Research Laboratory, CH Ruschlikon, Switzerland;IBM Zurich Research Laboratory, CH Ruschlikon, Switzerland
Venue:
IEEE/ACM Transactions on Networking (TON)
Year:
2005

Citing 3
Cited 3

Generating instruction sets and microarchitectures from applications

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Designing domain-specific processors

Proceedings of the ninth international symposium on Hardware/software codesign
Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers

Computer Networks: The International Journal of Computer and Telecommunications Networking - Special issue on programmable networks

Quantified Score

Hi-index	0.00

Visualization

Abstract

Robust Header Compression (ROHC) provides for more efficient use of radio links for wireless communication in a packet switched network. Due to its potential advantages in the wireless access area and the proliferation of network processors in access infrastructure, there exists a need to understand the resource requirements and architectural implications of implementing ROHC in this environment. We present an analysis of the primary functional blocks of ROHC and extract the architectural implications on next-generation network processor design for wireless access. The discussion focuses on memory space and bandwidth dimensioning as well as processing resource budgets. We conclude with an examination of resource consumption and potential performance gains achievable by offloading computationally intensive ROHC functions to application specific hardware assists. We explore the design tradeoffs for hardware assists in the form of reconfigurable hardware, Application-Specific Instruction-set Processors (ASIPs), and Application-Specific Integrated Circuits (ASICs)