Power Breakdown Analysis for a Heterogeneous NoC Platform Running a Video Application

Authors:
Andy Lambrechts;Praveen Raghavan;Anthony Leroy;Guillermo Talavera;Tom Vander Aa;Murali Jayapala;Francky Catthoor;Diederik Verkest;Geert Deconinck;Henk Corporaal;Frédéric Robert;Jordi Carrabina
Affiliations:
IMEC vzw, Belgium 2Dept of Electrical Engineering, K.U.L., Belgium;IMEC vzw, Belgium, Dept of Electrical Engineering, K.U.L., Belgium;MiEL, U.L.B., Belgium;Dept of Computer Science, U.A.B., Spain 6Dept of Electrical Engineering, TU/e, The Netherlands;Dept of Electrical Engineering, K.U.L., Belgium;Dept of Electrical Engineering, K.U.L., Belgium;Dept of Electrical Engineering, K.U.L., Belgium;Dept of Electrical Engineering, V.U.B., Belgium 4MiEL, U.L.B., Belgium;Dept of Electrical Engineering, K.U.L., Belgium;Dept of Electrical Engineering, TU/e, The Netherlands;MiEL, U.L.B., Belgium;Dept of Computer Science, U.A.B., Spain
Venue:
ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Year:
2005

Citing 0
Cited 15

Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Very wide register: an asymmetric register file organization for low power embedded processors

Proceedings of the conference on Design, automation and test in Europe
Methodology for operation shuffling and L0 cluster generation for low energy heterogeneous VLIW processors

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A systematic approach to design low-power video codec cores

EURASIP Journal on Embedded Systems
SPRINT: a tool to generate concurrent transaction-level models from sequential code

EURASIP Journal on Applied Signal Processing
Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures

Integration, the VLSI Journal
EMPIRE: Empirical power/area/timing models for register files

Microprocessors & Microsystems
Register file partitioning and recompilation for register file power reduction

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Runtime Reconfiguration of Multiprocessors Based on Compile-Time Analysis

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
PowerAntz: Ant behavior inspired power budget distribution scheme for Network-on-Chip systems

Microelectronics Journal
Register file partitioning and compiler support for reducing embedded processor power consumption

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Misleading energy and performance claims in sub/near threshold digital systems

Proceedings of the International Conference on Computer-Aided Design
Compiler-driven leakage energy reduction in banked register files

PATMOS'06 Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation
Shared-port register file architecture for low-energy VLIW processors

ACM Transactions on Architecture and Code Optimization (TACO)
A PMC-driven methodology for energy estimation in RVC-CAL video codec specifications

Image Communication

Quantified Score

Hi-index	0.00

Visualization

Abstract

Users expect future handheld devices to provide extended multimedia functionality and have long battery life. This type of application imposes heavy constraints on performance and power consumption and forces designers to optimize all parts of their platform. Evaluating the overall platform power breakdown is therefore critical to determine where to spend the efforts on power optimization. Surprisingly, few studies exist on that topic and decisions generally rely on common belief. We have realized a complete power breakdown for a realistic platform to identify the major power bottlenecks. This paper presents this power assessment of a realistic heterogeneous network on chip platform including processors, network and data/instruction memory hierarchy, running a video processing chain from camera to display. Our power breakdown identifies the main bottlenecks in the memory hierarchy and the foreground memory, and shows that global interconnect is not that critical for a well-optimized application mapping.