Generating Efficient Custom FPGA Soft-Cores for Control-Dominated Applications

Authors:
Ludovic L'Hours
Affiliations:
Irisa, Université de Rennes
Venue:
ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Year:
2005

Citing 0
Cited 3

A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking

Proceedings of the 47th Design Automation Conference
System-Level Synthesis for Wireless Sensor Node Controllers: A Complete Design Flow

ACM Transactions on Design Automation of Electronic Systems (TODAES)
FPGA implementation of a prototype hierarchical control network for large-scale signal processing applications

Euro-Par'06 Proceedings of the 12th international conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present an automated flow geared toward the synthesis of application specific micro-controllers for FPGAs, targeted at control dominated applications. Our flow takes as input an application described in C, and uses profiling information to extract a specialized instruction set. This instruction set is then mapped to a generic RISC micro-architecture model, for which we generate a synthesizable VHDL description, along with its associated program. The flow has been validated on a set of representative applications and our preliminary experimental results show that our generated architectures are very competitive with FPGA vendor specific processor soft-cores, in terms of code size, resource usage and performance.