Using Infrastructure IPs to Support SW-Based Self-Test of Processor Cores

Authors:
P. Bernardi;M. Rebaudengo;M. Sonza Reorda
Affiliations:
Politecnico di Torino;Politecnico di Torino;Politecnico di Torino
Venue:
MTV '04 Proceedings of the Fifth International Workshop on Microprocessor Test and Verification
Year:
2004

Citing 0
Cited 4

Automatic generation of test sets for SBST of microprocessor IP cores

SBCCI '05 Proceedings of the 18th annual symposium on Integrated circuits and system design
An effective technique for minimizing the cost of processor software-based diagnosis in SoCs

Proceedings of the conference on Design, automation and test in Europe: Proceedings
Processor Description Languages

Processor Description Languages
On the use of embedded debug features for permanent and transient fault resilience in microprocessors

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

SoCs normally include microprocessor/microcontroller cores. Testing them following the software-based self-test approach is attractive, mainly because this allows at-speed testing, and does not require internally modifying the core. However, this raises some issues, such as how to upload and launch the test, how to monitor the results, how to embed the adopted solutions into a suitable wrapper to enhance core modularity and test re-usability. The paper proposes a possible solution to the above issues exploiting Infrastructure IPs, and reports the results gathered on two case studies.