Adaptive test program generation: planning for the unplanned

Authors:
Affiliations:
Venue:
HLDVT '02 Proceedings of the Seventh IEEE International High-Level Design Validation and Test Workshop
Year:
2002

Citing 0
Cited 4

A BNF-based automatic test program generator for compatible microprocessor verification

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification

IEEE Design & Test
Piparazzi: a test program generator for micro-architecture flow verification

HLDVT '03 Proceedings of the Eighth IEEE International Workshop on High-Level Design Validation and Test Workshop
Constraint-based random stimuli generation for hardware verification

IAAI'06 Proceedings of the 18th conference on Innovative applications of artificial intelligence - Volume 2

Quantified Score

Hi-index	0.00

Visualization

Abstract

Simulation of automatically-generated test programs is the primary means for verifying complex hardware designs and random test program generators therefore play a major role in the verification process of micro-processors. The input for a test program generator is typically an abstract specification-a template-of the tests to be generated. Due to randomness, generators often encounter situations that were not anticipated when the test specification was written. We introduce the concept of adaptive test program generation, which is designed to handle these unforeseen situations. We propose a technique that defines unexpected events together with their alternative program specifications. When an event is detected, its corresponding alternative specification is injected into the test program.