A method for the evaluation of behavioral fault models

Authors:
E. Gaudette;M. Moussa;I. G. Harris
Affiliations:
Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA;Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA;California Univ., Santa Barbara, CA, USA
Venue:
HLDVT '03 Proceedings of the Eighth IEEE International Workshop on High-Level Design Validation and Test Workshop
Year:
2003

Citing 5
Cited 1

Software testing techniques (2nd ed.)

Software testing techniques (2nd ed.)
A Fortran language system for mutation-based software testing

Software—Practice & Experience
Validating the intel pentium 4 microprocessor

Proceedings of the 38th annual Design Automation Conference
From Specification Validation to Hardware Testing: A Unified Method

Proceedings of the IEEE International Test Conference on Test and Design Validity
Fault Models and Test Generation for Hardware-Software Covalidation

IEEE Design & Test

Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptions

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many fault models have been proposed which attempt to capture design errors in behavioral descriptions, but these fault models have never been quantitatively evaluated. The essential question which must be answered about any fault model is, "If all faults in this model are detected, is the design guaranteed to be correct?" In this paper we present a method to examine the degree to which an arbitrary fault model can ensure the detection of all design errors. The method involves comparing fault coverage to error coverage as defined by a practical design error model which we describe. We have employed our method to perform a limited analysis of the statement and branch coverage fault models.