An Efficient Way of Passing of Data in a Multithreaded Scheduled Dataflow Architecture

  • Authors:

  • Joseph M. Arul;Tsozen Yeh;Chiacheng Hsu;Janjr Li

  • Affiliations:

  • Fu Jen Catholic University, Hsin Chuang , Taipei, Taiwan.;Fu Jen Catholic University, Hsin Chuang , Taipei, Taiwan.;Fu Jen Catholic University, Hsin Chuang , Taipei, Taiwan.;Fu Jen Catholic University, Hsin Chuang , Taipei, Taiwan.

  • Venue:
  • HPCASIA '05 Proceedings of the Eighth International Conference on High-Performance Computing in Asia-Pacific Region
  • Year:
  • 2005

Quantified Score

Hi-index 0.00

Visualization

Abstract

The Scheduled Dataflow (SDF) architecture deviates from current trend of building complex hardware to exploit Instruction Level Parallelism (ILP) by exploring a simpler, yet powerful execution paradigm that is based on dataflow, multithreading and decoupling of memory accesses from execution. A program is partitioned into non-blocking threads and all memory accesses are decoupled from the thread's execution. Data is pre-loaded into the thread's context (registers), and all results are post-stored after the completion of the thread's execution. This paper presents an efficient way of storing of data into the thread's register context directly as opposed to storing of data into the frame memory. This way eliminates the need for creating thread frames when there are sufficient register contexts available in the system. Thus, it is possible to explore the scalability of SDF architecture's performance when more register contexts are available on the chip. All the benchmarks ran using these two methods show performance improvement of at least about 20%. This method of allocating data to a consecutive thread in a multithreaded architecture could be applied generally.