A Virtual Channel Network-on-Chip for GT and BE traffic

Authors:
Nikolay Kavaldjiev;Gerard J. M. Smit;Pierre G. Jansen;Pascal T. Wolkotte
Affiliations:
University of Twente, the Netherlands;University of Twente, the Netherlands;University of Twente, the Netherlands;University of Twente, the Netherlands
Venue:
ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
Year:
2006

Citing 0
Cited 12

Bounded arbitration algorithm for QoS-supported on-chip communication

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
The Chameleon architecture for streaming DSP applications

EURASIP Journal on Embedded Systems
QoS-supported on-chip communication for multi-processors

International Journal of Parallel Programming - Special Issue on Multiprocessor-based embedded systems
Minimizing virtual channel buffer for routers in on-chip communication architectures

Proceedings of the conference on Design, automation and test in Europe
A method for calculating hard QoS guarantees for Networks-on-Chip

Proceedings of the 2009 International Conference on Computer-Aided Design
A link arbitration scheme for quality of service in a latency-optimized network-on-chip

Proceedings of the Conference on Design, Automation and Test in Europe
Schedulability analysis and task mapping for real-time on-chip communication

Real-Time Systems
Networks on chips: structure and design methodologies

Journal of Electrical and Computer Engineering - Special issue on Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
High-throughput differentiated service provision router architecture for wireless network-on-chip

International Journal of High Performance Systems Architecture
Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router

Microprocessors & Microsystems
Virtual networks -- distributed communication resource management

ACM Transactions on Reconfigurable Technology and Systems (TRETS) - Special Section on 19th Reconfigurable Architectures Workshop (RAW 2012)
A TDM NoC supporting QoS, multicast, and fast connection set-up

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an on-chip network for a runtime reconfigurable System-on-Chip. The network uses packet-switching with virtual channels. It can provide guaranteed services as well as best effort services. The guaranteed services are based on virtual channel allocation, in contrast to other on-chip networks where guarantees are provided by time-division multiplexing. The network is particularly suitable for systems in which the traffic is dominated by streams. We model the data traffic in the system and simulate the behaviour of the network with this model. The results show that the network is capable of handling the system traffic and can provide the required guarantees.