A method for calculating hard QoS guarantees for Networks-on-Chip

Authors:
Dara Rahmati;Srinivasan Murali;Luca Benini;Federico Angiolini;Giovanni De Micheli;Hamid Sarbazi-Azad
Affiliations:
Sharif University of Technology, Tehran, Iran;iNoCs Sarl and LSI, EPFL, Lausanne, Switzerland;University of Bologna, Bologna, Italy;iNoCs Sarl and LSI, EPFL, Lausanne, Switzerland;LSI, EPFL, Lausanne, Switzerland;Sharif University of Technology, Tehran, Iran
Venue:
Proceedings of the 2009 International Conference on Computer-Aided Design
Year:
2009

Citing 21
Cited 7

A generic architecture for on-chip packet-switched interconnections

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Distributed Fault-Tolerant Real-Time Systems: The Mars Approach

IEEE Micro
Real-Time Communication in Multihop Networks

IEEE Transactions on Parallel and Distributed Systems
Real-time wormhole channels

Journal of Parallel and Distributed Computing
On-chip networks: A scalable, communication-centric embedded system design paradigm

VLSID '04 Proceedings of the 17th International Conference on VLSI Design
Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip

Proceedings of the conference on Design, automation and test in Europe - Volume 2
QNoC: QoS architecture and design process for network on chip

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
Low-Latency Hard Real-Time Communication over Switched Ethernet

ECRTS '04 Proceedings of the 16th Euromicro Conference on Real-Time Systems
Hard Real-Time Communication in Bus-Based Networks

RTSS '04 Proceedings of the 25th IEEE International Real-Time Systems Symposium
A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A Switched Ethernet Protocol for Hard Real-Time Embedded System Applications

AINA '05 Proceedings of the 19th International Conference on Advanced Information Networking and Applications - Volume 2
Spatial division multiplexing: a novel approach for guaranteed throughput on NoCs

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Æthereal Network on Chip: Concepts, Architectures, and Implementations

IEEE Design & Test
A Virtual Channel Network-on-Chip for GT and BE traffic

ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
The design and implementation of a low-latency on-chip network

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Concepts of Switching in the Time-Triggered Network-on-Chip

RTCSA '08 Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Hard Real-Time Communication over Multi-hop Switched Ethernet

NAS '08 Proceedings of the 2008 International Conference on Networking, Architecture, and Storage
An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Real-time communication analysis for networks with two-stage arbitration

EMSOFT '11 Proceedings of the ninth ACM international conference on Embedded software
Efficient genetic based topological mapping using analytical models for on-chip networks

Journal of Computer and System Sciences
Designing best effort networks-on-chip to meet hard latency constraints

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Wireless Health Systems, On-Chip and Off-Chip Network Architectures
An integrated, programming model-driven framework for NoC-QoS support in cluster-based embedded many-cores

Parallel Computing
Performance evaluation of multicore systems: from traffic analysis to latency predictions (embedded tutorial)

Proceedings of the International Conference on Computer-Aided Design
High performance NoC synthesis using analytical modeling and simulation with optimal power and minimal IC area

Journal of Systems Architecture: the EUROMICRO Journal
NoC contention analysis using a branch-and-prune algorithm

ACM Transactions on Embedded Computing Systems (TECS) - Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many Networks-on-Chip (NoC) applications exhibit one or more critical traffic flows that require hard Quality of Service (QoS). Guaranteeing bandwidth and latency for such real time flows is crucial. In this paper, we present novel methods to efficiently calculate worst-case bandwidth and latency bounds and thereby provide hard QoS guarantees. Importantly, the proposed methods apply even to best-effort NoC architectures, with no extra hardware dedicated to QoS support. By applying our methods to several realistic NoC designs, we show substantial improvements (on average, more than 30% in bandwidth and 50% in latency) in bound tightness with respect to existing approaches.