A new Multilevel Hierarchical MFPGA and its suitable configuration tools

Authors:
Zied Marrakchi;Hayder Mrabet;Habib Mehrez
Affiliations:
Universit e Paris 6, Pierre et Marie Curie;Universite Paris 6, Pierre et Marie Curie;Universite Paris 6, Pierre et Marie Curie
Venue:
ISVLSI '06 Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
Year:
2006

Citing 0
Cited 5

Performances improvement of FPGA using novel multilevel hierarchical interconnection structure

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances

NOCS '07 Proceedings of the First International Symposium on Networks-on-Chip
Efficient tiling patterns for reconfigurable gate arrays

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Efficient tiling patterns for reconfigurable gate arrays

Proceedings of the 2008 international workshop on System level interconnect prediction
Hierarchical neural networks based prediction and control of dynamic reconfiguration for multilevel embedded systems

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a floorplanning method based on particle swarm optimization (PSO). We adopted the B*-tree floorplan structure to generate an initial stage with overlap free for placement and utilized PSO to find out the potential optimal placement ...