Tri-Scan: A Novel DFT Technique for CMOS Path Delay Fault Testing

Authors:
Ramyanshu Datta;Ravi Gupta;Antony Sebastine;Jacob A. Abraham;Manuel d'Abreu
Affiliations:
University of Texas at Austin Austin, TX;University of Texas at Austin Austin, TX;University of Texas at Austin Austin, TX;University of Texas at Austin Austin, TX;Sun Microsystems, Sunnyvale, CA
Venue:
ITC '04 Proceedings of the International Test Conference on International Test Conference
Year:
2004

Citing 0
Cited 3

On-Chip Delay Measurement Based Response Analysis for Timing Characterization

Journal of Electronic Testing: Theory and Applications
Fixed-state tests for delay faults in scan designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a novel Design for Testability technique to apply two pattern tests for path delay fault testing. Due to stringent timing requirements of deep-submicron VLSI chips, design-for-test schemes have to be tailored for detecting stuck-at as well as delay faults quickly and efficiently. Existing techniques such as enhanced scan add substantial hardware overhead, whereas techniques such as scan-shifting or functional justification make the test generation process complex and produce lower coverage for scan based designs as compared to non-scan designs. We exploit the characteristics of CMOS circuitry to enable the application of two-pattern tests. The proposed technique reduces the problem of path delay fault testing for scan based designs to that of path delay fault testing with complete accessibility to the combinational logic, and has minimal area overhead. The scheme also provides significant reduction in power during scan operation.