Prefetching-aware cache line turnoff for saving leakage energy

Authors:
Ismail Kadayif;Mahmut Kandemir;Feihui Li
Affiliations:
Canakkale Onsekiz Mart University, Canakkale, TR;Pennsylvania State University, University Park, PA;Pennsylvania State University, University Park, PA
Venue:
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Year:
2006

Citing 8
Cited 1

The SimpleScalar tool set, version 2.0

ACM SIGARCH Computer Architecture News
Data prefetch mechanisms

ACM Computing Surveys (CSUR)
Dead-block prediction & dead-block correlating prefetchers

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Cache decay: exploiting generational behavior to reduce cache leakage power

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Drowsy caches: simple techniques for reducing leakage power

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
A stateless, content-directed data prefetching mechanism

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
Reactive-Associative Caches

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
Leakage Energy Management in Cache Hierarchies

Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques

Capturing and optimizing the interactions between prefetching and cache line turnoff

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

While numerous prior studies focused on performance and energy optimizations for caches, their interactions have received much less attention. This paper studies this interaction and demonstrates how performance and energy optimizations can affect each other. More importantly, we propose three optimization schemes that turn off cache lines in a prefetching-sensitive manner. These schemes treat prefetched cache lines differently from the lines brought to the cache in a normal way (i.e., through a load operation) in turning off the cache lines. Our experiments with applications from the SPEC2000 suite indicate that the proposed approaches save significant leakage energy with very small degradation on performance.