Design at the end of the silicon roadmap

Authors:
Jan M. Rabaey
Affiliations:
University of California, Berkeley, CA
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 0
Cited 5

Minimum Energy Near-threshold Network of PLA based Design

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
ElastIC: An Adaptive Self-Healing Architecture for Unpredictable Silicon

IEEE Design & Test
Invited paper: Variability in nanometer CMOS: Impact, analysis, and minimization

Integration, the VLSI Journal
TAPE: thermal-aware agent-based power economy for multi/many-core architectures

Proceedings of the 2009 International Conference on Computer-Aided Design
Reli: hardware/software checkpoint and recovery scheme for embedded processors

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Scaling of silicon integrated technology into the deep sub-100 nm space brings with it a number of formidable challenges to the designer. Issues such as design complexity, power dissipation, process variability and reliability are challenging the traditional design methodologies. In this presentation, it is conjectured that the only viable long-term solution to these challenges is to drastically revise the way we do design, and a roadmap of potential solutions is presented. Ultimately, these innovative design solutions will help to pave the way to the post-silicon era.