A flexible framework for communication evaluation in SoC design

Authors:
Praveen Kalla;Xiaobo Sharon Hu;Jörg Henkel
Affiliations:
University of Notre Dame;University of Notre Dame;University of Karlsruhe
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 9
Cited 1

Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Exploring Embedded-Systems Architectures with Artemis

Computer
Networks on Chips: A New SoC Paradigm

Computer
An Interconnect Architecture for Networking Systems on Chips

IEEE Micro
Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
A modular simulation framework for architectural exploration of on-chip interconnection networks

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Schedule-aware performance estimation of communication architecture for efficient design space exploration

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
System-level performance analysis for designing on-chip communication architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present SoCExplore, a framework for fast communication-centric design space exploration of complex SoCs with network-based interconnects. Speed-up in exploration is achieved through abstraction of computation as a high-level trace, and accuracy is maintained through cycle-accurate interconnect simulation. The flexibility offered allows for fast partition/mapping and interconnect design space exploration. Error analysis of such frameworks is non-trivial and is presented for the first time. As a case study, a speed-up of 94% over architectural simulation is reported for the MPEG application.