Reconfigurable adaptive FEC system with interleaving

Authors:
Kazunori Shimizu;Nozomu Togawa;Takeshi Ikenaga;Satoshi Goto
Affiliations:
Waseda University, Hibikino, Wakamatsu, Kitakyushu, Japan;The University of Kitakyushu, Hibikino, Wakamatsu, Kitakyushu, Japan;Waseda University, Hibikino, Wakamatsu, Kitakyushu, Japan;Waseda University, Hibikino, Wakamatsu, Kitakyushu, Japan
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 5
Cited 1

On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays

IEEE Transactions on Computers
A Design of Reed-Solomon Decoder with Systolic-Array Structure

IEEE Transactions on Computers
An adaptive FEC scheme for data traffic in wireless ATM networks

IEEE/ACM Transactions on Networking (TON)
High-speed architectures for Reed-Solomon decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Reconfigurable adaptive FEC system with interleaving

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Reconfigurable adaptive FEC system with interleaving

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a reconfigurable adaptive FEC system with interleaving. For adaptive FEC schemes, we can implement an optimal RS decoder composed of minimum hardware units for any given error correction capability t. If the hardware units of the RS decoder can be reduced for any given t, we can embed as large deinterleaver as possible into the RS decoder for each t. Reconfiguring the RS decoder embedded with the expanded deinterleaver dynamically for each t allows us to decode larger interleaved codes which are more robust FEC codes to burst errors. Our reconfigurable adaptive FEC system with interleaving achieves better packet error rate and higher throughput than fixed hardware systems.