Optimal-time multipliers and C-testability

Authors:
B. Becker;J. Hartmann
Affiliations:
Fachbereich 20 - Informatik, Johann Wolfgang Goethe-Universität, D-6000 Frankfurt/Main, West Germany;Lehrstuhl Prof. Hotz, Fachbereich 14 - Informatik, Universität des Saarlandes, D-6600 Saarbrücken, West Germany
Venue:
SPAA '90 Proceedings of the second annual ACM symposium on Parallel algorithms and architectures
Year:
1990

Citing 4
Cited 2

Hierarchical design based on a calculus of nets

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Parallel Prefix Computation

Journal of the ACM (JACM)
On the Construction of Optimal Time Adders (Extended Abstract)

STACS '88 Proceedings of the 5th Annual Symposium on Theoretical Aspects of Computer Science
A Regular Layout for Parallel Adders

IEEE Transactions on Computers

On the assignment complexity of uniform trees

ISSAC '93 Proceedings of the 1993 international symposium on Symbolic and algebraic computation
C-testable bit parallel multipliers over GF(2m)

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract