Equivalence Checking of C Programs by Locally Performing Symbolic Simulation on Dependence Graphs

Authors:
Takeshi Matsumoto;Hiroshi Saito;Masahiro Fujita
Affiliations:
Electronics Engineering, University of Tokyo;VLSI Design and Education Center, University of Tokyo;University of Aizu
Venue:
ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Year:
2006

Citing 8
Cited 4

Interprocedural slicing using dependence graphs

ACM Transactions on Programming Languages and Systems (TOPLAS)
Chaff: engineering an efficient SAT solver

Proceedings of the 38th annual Design Automation Conference
Lazy abstraction

POPL '02 Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Sequential Equivalence Checking by Symbolic Simulation

FMCAD '00 Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design
CVC: A Cooperating Validity Checker

CAV '02 Proceedings of the 14th International Conference on Computer Aided Verification
Behavioral consistency of C and verilog programs using bounded model checking

Proceedings of the 40th annual Design Automation Conference
Functional Validation of System Level Static Scheduling

Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2

Formal equivalence checking for loop optimization in C programs without unrolling

ACST'07 Proceedings of the third conference on IASTED International Conference: Advances in Computer Science and Technology
Automatic merge-point detection for sequential equivalence checking of system-level and RTL descriptions

ATVA'07 Proceedings of the 5th international conference on Automated technology for verification and analysis
Data-driven equivalence checking

Proceedings of the 2013 ACM SIGPLAN international conference on Object oriented programming systems languages & applications
Formal equivalence verification and debugging techniques with auto-correction mechanism for RTL designs

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we propose a formal equivalence checking method for source-to-source refinements in C programs for hardware behavioral descriptions. In the method, the textual differences between the two programs are identified at first to get hints where the equivalence must be checked. Then, the equivalence of differences is verified by symbolic simulation and validity checking techniques. If the equivalence is not established, our method incrementally extends statements to be verified based on dependency until the equivalence is proved. For the extensions, the method uses dependence graphs of the programs. Finally, through the experimental results, we show the method can efficiently perform equivalence checking.