Dynamic voltage scaling for the schedulability of jitter-constrained real-time embedded systems

Authors:
B. Mochocki;R. Racu;R. Ernst
Affiliations:
Dept. of Comput. Sci. & Eng., Notre Dame Univ., IN, USA;Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA;Sch. of Comput. Sci. & Eng., Seoul Nat. Univ., South Korea
Venue:
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Year:
2005

Citing 8
Cited 1

An extendible approach for analyzing fixed priority hard real-time tasks

Real-Time Systems
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment

Journal of the ACM (JACM)
Real-time dynamic voltage scaling for low-power embedded operating systems

SOSP '01 Proceedings of the eighteenth ACM symposium on Operating systems principles
Scheduling Periodic Task Systems to Minimize Output Jitter

RTCSA '99 Proceedings of the Sixth International Conference on Real-Time Computing Systems and Applications
A Dynamic Voltage Scaling Algorithm for Dynamic-Priority Hard Real-Time Systems Using Slack Time Analysis

Proceedings of the conference on Design, automation and test in Europe
Jitter Control in On-Line Scheduling of Dependent Real-Time Tasks

RTSS '01 Proceedings of the 22nd IEEE Real-Time Systems Symposium
Jitter Compensation for Real-Time Control Systems

RTSS '01 Proceedings of the 22nd IEEE Real-Time Systems Symposium
Scheduling Analysis Integration for Heterogeneous Multiprocessor SoC

RTSS '03 Proceedings of the 24th IEEE International Real-Time Systems Symposium

Transition-aware DVS algorithm for real-time systems using tree structure analysis

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Jitter is a critical problem for the design of both distributed embedded systems and real-time control systems. This work considers meeting the completion jitter constraints of a set of independent, periodic, hard real-time tasks scheduled according to a preemptive fixed-priority scheme. Control over completion jitter is achieved by judiciously applying dynamic voltage scaling (DVS). Through simulation, the proposed method is shown to be an effective tool to meet jitter constraints on a variety of systems.