Design and implementation of a modular and portable IEEE 754 compliant floating-point unit

Authors:
Kingshuk Karuri;Rainer Leupers;Gerd Ascheid;Heinrich Meyr;Monu Kedia
Affiliations:
RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;Indian Institute of Technology, Kharagpur, India
Venue:
Proceedings of the conference on Design, automation and test in Europe: Designers' forum
Year:
2006

Citing 5
Cited 4

What every computer scientist should know about floating-point arithmetic

ACM Computing Surveys (CSUR)
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Optimization Techniques for ADL-Driven RTL Processor Synthesis

RSP '05 Proceedings of the 16th IEEE International Workshop on Rapid System Prototyping
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Design space exploration of partially re-configurable embedded processors

Proceedings of the conference on Design, automation and test in Europe
Design Space Exploration for an ASIP/Co-Processor Architecture used in GNSS Receivers

Journal of Signal Processing Systems
Reconfigurable custom floating-point instructions (abstract only)

Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays
Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs)

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multimedia and communication algorithms from embedded system domain often make extensive use of floating-point arithmetic. Due to the complexity and expense of the floating-point hardware, final implementations of these algorithms are usually carried out using floating-point emulation in software, or conversion (manually or automatically) of the floating-point operations to fixed point operations. Such strategies often lead to semi-optimal and imprecise software implementation.This paper presents the design and implementation of a Floating-Point Unit (FPU) for an Application Specific Instruction set Processor (ASIP) suitable for embedded systems domain. Using a state-of-the-art Architecture Description Language (ADL) based ASIP design framework, the FPU is implemented in such a modular way that it can be easily adapted to any other RISC like processor. The implemented operations are fully compliant to the IEEE 754 standard which facilitates portable software development. The benchmarking, in terms of energy, area and speed, of the designed FPU highlights the trade-offs of having a hardware FPU w.r.t. software emulation of floating-point operations.