Temperature-Adaptive Circuits on Reconfigurable Analog Arrays

Authors:
Adrian Stoica;Ricardo S. Zebulum;Didier Keymeulen;Rajeshuni Ramesham;Joseph Neff;Srinivas Katkoori
Affiliations:
Jet Propulsion Laboratory, USA;Jet Propulsion Laboratory, USA;Jet Propulsion Laboratory, USA;Jet Propulsion Laboratory, USA;SPAWAR, USA;University of South Florida, USA
Venue:
AHS '06 Proceedings of the first NASA/ESA conference on Adaptive Hardware and Systems
Year:
2006

Citing 0
Cited 4

Exact combinational logic synthesis and non-standard circuit design

Proceedings of the 5th conference on Computing frontiers
Self-Reconfigurable Mixed-Signal Integrated Circuits Architecture Comprising a Field Programmable Analog Array and a General Purpose Genetic Algorithm IP Core

ICES '08 Proceedings of the 8th international conference on Evolvable Systems: From Biology to Hardware
Designing polymorphic circuits with evolutionary algorithm based on weighted sum method

ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Adaptive and evolvable analog electronics for space applications

ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper describes a new reconfigurable analog array (RAA) architecture and integrated circuit (IC) used to map analog circuits that can adapt to extreme temperatures under programmable control. Algorithmdriven adaptation takes place on the RAA IC. The algorithms are implemented in a separate Field Programmable Gate Array (FPGA) IC, co-located with the RAA in the extreme temperature environment. The experiments demonstrate circuit adaptation over a wide temperature range, from extremely low temperature of ..180^oC to high 120^o.